Abstract-In the process of real time image processing, the amount of image processing computing and data is very large, the use of single core or a single DSP can not meet the needs of real-time image processing. This paper designs the new generation multi-core DSP real-time image processing system, the system is a multi-core high performance DSP as the core circuit, and also uses FPGA counterweight device, high-speed data interface and high-speed external memory, to improve the data cache speed and data bandwidth, and the system satisfies the design of low loss and high computational performance. In order to verify the validity and reliability of the system, this paper uses the Hyper Lynx software to carry on the simulation test for the system, and sets the IP and sub net mask of image real time processing to obtain the eye and timing diagram of real-time image processing. Finally, the system image processing performance results can be obtained by the joint debugging, the simulation test results can be seen that the speed of realtime image processing is quick, and the rate of correct recognition is high, which can satisfy the need of real-time image processing, to provide the technical reference for the design of real time image processing system.
INTRODUCTION
With the continuous development of digital signal processing technology and communication technology, the digital image processing system has been widely applied in many fields of industrial detection, medical equipment, entertainment, military etc. [1] . In embedded applications, the image processing system more emphasizes the system real-time and stability, and there are more limited in the power and structure. For the embedded images real time processing system, reducing losses, saving computational resources and improving the computing power is one of the key problems in system design [2, 3] . At the same time, the system design should also consider the stability, environmental adaptability and topology function of the system, and a new generation of multi-core DSP and FPGA design scheme can effectively solve the above problem, because the multi-core high performance digital signal processor is a professional image processor, which can play a very big role in the image embedded processing system.
The data of picture information has great capacity and the baud rate is low, while the picture information and letter way capacity is information to deliver in the modern information's society of main bottleneck. Accompany with a modern to correspond by letter a technical request continuously growth, which makes us adopt the collecting of picture deliver to become a kind of inevitable trend in the letter way with compression technique. The picture compresses a technique is to carry on quantity to the picture data, and to quantity the data adoption information after turning. As early as 20's in 20th century people started compressing to the picture data through going into research, then imitate according to the calculator experience of method to predict the of picture information. The picture processing skill is more and more subjected to a metal science now, the value of industrial etc. realm. Have very strong processing ability according to the embedded picture processing technique, and the easy and convenient and vivid characteristics is subjected to people's application and development very much. The data of traditional picture processing technique processing is excessive, another information has great capacity and also has very high proper to the season, so is inconvenient as the application of industrial realm in the metal science. Modern use proceeds together with picture processing technique. It raises calculator logarithms according to the processed efficiency, the future development handling for the picture provided to in great quantities make use of space. Algorithm and hardware constituted a picture to handle technical system. For attaining higher function, at past several decades, embedded processor the designers are concentrated to on the clock frequency and carry on with meticulous care a design, which can withdraw instruction class to proceed together from the in proper order code. But, this method causes the income gradually decrease with high powerconsumed currently. Therefore, the designers already check more several processors to put at a structure of some chips o to raise system function. This kind of structure essentially definitely proceeds together structure. Studying the trend enunciation turns into to continue to keep on developing, large-scale proceed together with many cores structure, which is at the engineering realm the more and more extensive application. The processor that increases together of processor structure isn't only limited by high performance system. More and more researchers solve and connect the slice of the network with each other up the transistor resources of system from the existing chip. We have many low achievements consuming the system structure of the processor core. Therefore, there is a necessity to study the embedded processing system, moreover at proceeding together program design up all face the application of new type. Expose to there is effective request in the embedded system, it is a new challenge to compute system to these high performances. For example, interactive with the customer's application, rapid processing time is compared to vomit quantity more important safe necessity.
At present, the image Mosaic technology mainly includes image compression amplification technology, image Mosaic synthesis technology, the construction of the virtual scene which specific technical content is as follows.
Image is easy to appear distortion in compression and amplification process, especially in the process of image magnification. If the resolution is not high, it will affect the clarity of the image. Image also can appear distortion in the process of image compression, such as the length and does not conform to the shape of the original image which need the image Mosaic technology to deal with image. It optimizes image through the vector algorithm, improves the image resolution using geometry theory and completes the high quality compression and amplification of image. But the current image Mosaic processing technology can not guarantee the quality of the image, and the processing speed is slow. So the high efficiency and high quality image Mosaic technology is the premise of the image processing.
Image synthesis technology is the main part of image Mosaic technology. In order to reflect the beauty or artistry of the image, we often need to integrate several image together. This kind of architecture and art design is widely applicated. But the current image Mosaic technology for image synthesis technology is still not perfect. There is more distortion situation after synthesised and the harmony of image is not high.
Virtual scene usually get different scene which need all sorts of image Mosaic. This requires higher Mosaic technology, or structure of the virtual scene is not reasonable. There is no perfect image Mosaic technology can construct high quality virtual scene. The layout of the virtual scene and the operation of the virtual animation design need image Mosaic technology. The Mosaic technology of animation is difficult to achieve, the demand on algorithm and hardware is higher. The quality of current situation Mosaic technology is not so high to realize the Mosaic technology.
The intelligent access control system of this paper combined the radio frequency technology with pulsecoupled neural image processing technology and made the access control system more intelligent, secure and low energy consumption. The intelligent access control system mainly includes central access controller, electronic tag identification card, alarm, face recognition, visual surveillance and computer center management. Access control system can achieve automatic face recognition of the camera, RF signal transmitting, alarm control, monitoring and management and the communication with the central computer.
The electronic tag design of this paper is same with and active electronic tag. Therefore, there is no detail introduction. Access controller--MUC is a very important part of intelligent access control system based on radio frequency technology and image processing technology. It is responsible for connecting electronic tags and computer communication networks, face recognition and computer communication. It also can communicate with the tags in the two ways and read the data of the tag or rewrite the data of the tag according to the instruction of the computer.
The picture compresses technical of the basic principle is to send the picture signal into PCM first coder through go line PCM code, after through to compress the information in the coder don't keep coder and information to keep coder to the PCM of sketch information through go compression, got rid of a redundancy code within picture information word thus, carried out the compression technique of picture information. The basic principle that compresses among them, such can be shown as Figure 1 . From the figure and the process of compresses principle, we can see that withdrawing an useful information in the information that a compression process of picture is from the picture and throw away the information of those redundancies. Increasing letter way capacity in order to raise the baud rate of information. DSP (Digital Signal Processor) is a kind of suitable for digital signal processing microprocessor based on reduced instruction set, which has been widely applied in the field of digital signal processing, including image, video, audio, radar signal processing, digital communications and so on. In the digital signal, DSP carries out frequency domain, spectral analysis, filtering, valuation, enhancement, compression and other processing, it has obvious advantages compared with the general controller or processor. As shown in Figure 2 , it represents the structure diagram of the real-time image processing system, it can be seen from the chart that the real time image processing process is mainly in order to satisfy the high frame frequency and high resolution image processing, which has brought new challenges to the real time image system [5, 6] . In order to meet the above requirements, the system needs to upgrade, meeting the algorithm demands of real time new image processing, the data communication between each module and nodes, so it must be the development of high performance, high speed and high stability of the real-time image processing system [7] . In the analysis of limitations of various image processing system, this paper puts forward a new generation of high-speed parallel VPX architecture by the characteristics of optical fiber transmission, we can use the multi-core DSP and FPGA image processing framework to design a real-time image processing system. As shown in Figure 3 , the design is based on VPX standard and supports the PCI Express back plane links and slot XMC expansion, the core of the whole system is the DSP chip and FPGA counterweight device, and the peripheral design auxiliary circuit has clock, power, memory and specific connector [8] [9] [10] . Figure 3 shows a new multi-core DSP system structure that is designed in this paper, it can be seen from the chart that the system image capture module uses SFP cameras to capture images, the optical fiber signal can be converted to circuit signal to introduce into the image processing system, and the whole system is designed into a stream processing system [11, 12] . The FPGA is arranged on the front end, it can receive image data information by using SFP module, and DSP and FPGA directly use high-speed internet form, the images can real-time transmits other modules [13] . In order to expand the system function, the system adds the expansion slot XMC, and then the system image source input will be expanded by the design of XMC card. The overall goal of high resolution, fast, real-time processing image is to save the computer resource, saving energy consumption and reducing the computational expense.
II. DESIGN OF DSP REAL TIME IMAGE PROCESSING ALGORITHM AND PROGRAM
In the process of DSP multi-core real-time image processing, the actual process of data mining is the process of parallel data tasks processing, including data input and output. In the process of real time calculation, a calculation of a task can be expressed by formula (1) .
Among them, s R is not parallel computing part in the calculation process, which needs to use serial computation, and the computation amount is in accordance with the serial computing to process; p R can be processed in parallel part, and in the speedup of n nodes it can be expressed as shown in formula (2) .
In the parallel computation process, the communication between nodes also needs to consume energy, the speedup formula (2) ignores the nodes communication overhead in the parallel computing, so in the formula (2), it needs to add additional overhead 0 R , the accelerated ratio formula is
The communication overhead between CPU nodes is to save computational expense that should be one of the factors considered, thus it needs to reduce the number of processor nodes, to improve the processor execution efficiency, and this is the best approach to parallel computing. In this paper, based on co evolution theory of genetic algorithm, we carry out genetic sequences encoding for node, it is shown in formula (4).
The 12 { , , , } n l l l X X X  sequences are as the initial data of CPU nodes heterogeneous chromosome, to optimize node machine by the cooperative co evolutionary theory, and then the fuzzy control principle adjusts parameters, the optimization formula can be obtained as shown in formula (5). s shows a greater number than 1 and less than 2. Suppose that F represents the fractal dimension, the fractal differential formula is shown in formula (7).
In which, () N  shows the sub square number of F midpoint in square, and we should consider the complex variable function iteration as shown in formula (8).
Through iterative calculations, it can realize the optimization processing of data, in which the read and write data transmission part and parallel transceiver part should dock [14] .
We divided into two layers of flat whose surface foundation system layer and surplus layer.The foundation layer is to through each pixel value s in addition to ascend an integral L,( L with take 248162 in of whichever) take again whole behind get, record to make:
BL(S)=[S/L].The surplus level also calls to build up layer, is through the pixel is worth s and L=[s/L]mutually reduce and get, record and make: R=s-L[S/L].L[S/L]be called quantity to turn pixel QL(S).
We carried on the picture flat surface of foundation layer first, and the foundation layer involve a surplus layer, so we carry on processing to get to the picture of foundation layer with original layer very alike layer structure, underneath we first that a few importance that the embedded system picture compresses Algorithm constitutes part, the embedded system compresses a picture to mainly include three parts, one is to picture advanced character estimate, the second is to go mathematics model towards structure through, then to model through going quantity to turn, the third is be turn an information to carry on letter way to the quantity.
First, we describe the meanings of a picture to a pixel, each pixel has 8 close by pixels related with it. From left arrive right, from up arrive next of the sequence, we carried on the information to reach agreement code. So we first current the position of pixel record for "O", so close to of 8 positions of pixels are respectively a W, NW, N, NE, E, SE, S, SW. Its pixel gathers them such as Figure 4 show. First, we define the function in the W, NW, N, the pixel of NE position is worth meaning with the Sk, in the E, SE, S, the pixel of SW position we use QL(Sk)+L/2 come to represent. Its amount of picture compression turns into several function pixel. It can be shown as Table  1.   TABLE I. FUNCTION PIXEL GEOMETRY AGRAM OF COMPRESSED
Through the pixel calculation to 8 close together positions, we can get the pixel value of "O" place in a center as the following formula:
Because of the existence of the error margin, we have no Sun deviation ô o SS  through a calculation. After correcting the mistakes, we get the estimate formula:
The estimate formula is lined with the estimate to give up into a function round, instead of predict the average value of error margin.
We can use the threshold segmentation method to have a segmentation of the image that CMOS camera acquisition, first we need to determine the segmentation threshold, followed by division of the pixel area and pixel area classification is to determine the segmentation threshold and the pixel value comparison.
First, we can define the segmented image:
Among them, we choose T as the gray threshold and turn the original gray scale image f (x, y) into a binary image g (x, y). In the experiment, the final choice based on measured 140 as a gray scale threshold.
Secondly, we should have a image edge detection and expressed as a continuous image function f (x, y), its position vector gradient function [9] ( , ) 
The magnitude of this vector is:
The direction of the vector angle as follows:
Gradient function to calculate the location information of the pixel, is less than the values of the noise that calculated by the gradient operator in practice, and the difference between the final results and the actual effect is not obvious.
Image Mosaic technology is achieved mainly through the vector transformation of the image coordinates. So the vector coordinate transformation is the main research object of image Mosaic algorithm. Image Mosaic algorithm guide vector field can be divided into three coordinate systems, one is the original vector coordinate system, and the other is the vector algorithm coordinate system and the Mosaic image vector algorithm coordinate system. Original vector coordinate system transforms the coordinates through the vector wizard coordinate system and finally obtains the image Mosaic vector coordinate system and realizes image Mosaic process. The specific process is shown in Figure 1 . 
In this equation, V 1 , V 2 , V 3 , V 4 are resolution mode positions and time coordinates. K 1 is coordinate after lengthen. K 2 is coordinate after widen. K 3 is coordinate after heighten. Z 1 is resolution base resolution. Z 2 is resolution Angle resolution. S is differential operator. U 1 , U 2 are resolution profile control.
Image synthesis equation is:
In this equation (2), H 1 , H 2 , H 3 , H 4 are Image synthesis vectors. Firstly, we can transfer them to the K-S coordinate of stillness through the 3/2 transformation then get resolution and Mosaic image component through the rotating space vector coordinates. This will realize decoupling control of image and speed up the image Mosaic. Image perspective projection equation can be shown as follows:
In 3D field, the plane coordinates of spot can be shown as:
The transformation relationship of image Mosaic wizard vector field coordinate is: 
III. DESIGN OF MULTI CORE DSP REAL-TIME IMAGE PROCESSING SYSTEM
In order to verify the validity and reliability of multicore DSP real-time image processing algorithm in section second, this paper designs the DSP image real-time processing system. The system adopts two step linear arrays CCD camera image, in which a camera uses the laser scanning to obtain the foreground image, another is no laser scanning camera to obtain the background image [15] . The data interface of image transmission is use of the 8bit image gray, the information has three forms that is respectively clock signal, synchronization signal and column end signal. The camera scan's each row of pixels are 512, wherein an image has 400 columns, and the image is grays cale image of 512 x 400 pixels. The realtime image transmission speed is 80 frames per second, to carry on image processing after multi-core DSP processor receives image, in which sending and receiving curve image are shown in Figure 3 . Figure 6 shows the process of image sending and receiving curve, and when the value is positive, it shows the accepted image process; when the value is negative, it shows the transmission image. From the Figure 3 , we can see that with the increase of time, the process of sending and receiving image shows certain symmetry, which shows the real-time processing of stable image [16] . Using the DSP scheme, it can effectively reduce the number of chips saving the hardware area, and reduces the energy loss of system improving the operation ability. The comparison between the multi-core DSP system and multi-core DSP system is shown in Table 2 .
Multi DSP system has been improved significantly in terms of computing power, and multi-core DSP system using DDR3 SDRAM can effectively improve the speed, it not only solves the bottleneck between external memory and kernel, but also improves the performance of image processing. At the same time, multi-core DSP system supports Gigabit Ethernet, it can obtain the greater communication bandwidth, and compared to the multicore DSP, the power consumption will be decreased, and this is because the power consumption of a C6657 with respect to power consumption of three C6455 will be significantly reduced. Table 4 shows the circuit design of multi-core DSP real-time image processing, it can be seen that the use of FPGA in multi-core system can effectively reduce the power consumption for the DC-DC power supply, including power core voltage, clock series and so on. In Table 4 , it estimates the multi-core DSP system's main power supply voltage and power consumption, and according to the voltage and power consumption, the power consumption calculation can through the simulation calculation of multi DSP system and multicore DSP system, the calculation results are shown in Figure 7 . Figure 7 shows the power calculation curve of multi DSP and multi-core DSP system, the curve can be seen that when we use the DSP different design schemes, there are obvious branch in 2, and the power consumption of using multiple DSP will be much higher than nuclear DSP system. Figure 8 shows the process iterative curve of real-time parallel and serial computing, it can be seen from the chart that the serial computing has piece wise phenomenon. This paper carries out tracking process for the real-time image, in which the IP of real-time image processing system is 192.168.1.57, the sub net mask is 255.255.255.0, and the computer IP address is set for 192.168.1.59. The FPGA and DSP go through the external interface to connect, and Figure 9 shows the normal communication that is asynchronous read sequences. In Figure 9 , we can see that the image pixel received by the FPGA is the 8bit gray image data, the clock frequency is 40MHz. But the data communications direct interface of DSP and FPGA is 32bit, and the clock frequency is 58.2Hz, so we need to change the internal data exchange, to realize the data cache.
In this paper, the simulation calculation results of wiring speed differential line are obtained by the use of HyperLynx software. Under the 6.125Gbps data transmitting, the simulation diagram and actual eye measurement as shown in Figure 10 are obtained, it can be seen from the chart that the parallel computing can satisfy the basic signal integrity in 6.125Gbps transmission rate. Table 4 shows the performance of the system that is obtained by the joint debugging. From the Table 4 , we can see that it can stably and correctly completed in the image receive and transmit and image target detection task, meeting the real-time requirements of the system, at the same time it can realize the multi target tracking, and the operation speed of the system is also very fast.
In this paper, we also takes the car wheels as an example, to establish a suitable model of the image information collection system, and then the wheels image has a information collection, and ultimately identified. First it should create the image acquisition tasks, initialize the camera, image acquisition and real-time reality, then just click and load to save the image, digital image processing, save the current image and returns, and finally introduction of the system. Its handling of the structure shown in Figure 11 . 
IV. CONCLUSION
This paper designs the multi core DSP algorithms of real-time image processing, and establishes the multi-core parallel DSP image processing model. At the same time, the genetic algorithm and the fractal theory are introduced in the structure model, to realize the system acceleration and optimization function.
The use of multi-core DSP core circuit, FPGA devices and high speed data interface, a real-time image processing system of new generation is designed, this system has higher data caching function and higher bandwidth, which can reduce the system loss, to improve the computing speed.
By using Hyper Lynx test software, we can obtain the sequence diagram and the simulated and measured the eye diagram through the real-time processing of specific IP and sub net mask image, at the same time the image processing speed and correct recognition rates are obtained by using the joint debugging, the test results can be seen that the image processing system has the high speed and high recognition rate performance, which will meet the system design needs, to provide technical support for the research of real-time image processing.
